In this paper low temperature electrical characterisation (LTEC) of submicron MOS transistors is proposed as an optional tool to investigate second-order effects. The LTEC allows to prove the link between the carrier multiplication at the source side and the series resistance effects. This link cannot be distinguished when the MOS transistor is operated at room temperature. This way one is able to do a further research on the series resistance effects and their impact on the extraction of the electrical parameters of submicron MOS transistors.
INTRODUCTION
The development of new submicron and deep submicron (+ 0.1 pm) CMOS technologies requires also the development of new electrical models. The development of advanced electrical models for submicron CMOS devices, including the contribution of second and third order effects, is going to be crucial for the correct electrical characterisation and modeling of submicron CMOS technologies. Let's mention a couple of examples. The extraction of the overlapping sourceldrain-gate length AL, using standard electrical models, gives negative values for AL 11 1, which means that the effective channel length Ltf (Lelt=Lgae-2Al) is larger than the designed gate length LgA1,. This is, physically, not plausible.
Another example IS the "reverse short-channel effect" RSC [21. Normally one should expect a decrease in the value of the threshold voltage VT as Lgat, decreases. However, when the RSC effect is present, VT increases when Lgate decreases. These second-order effects mask the intrinsic values of the threshold voltage VT and the effective gate length hate. This makes the electrical characterisation and modeling of submicron CMOS technologies not reliable. Therefore is necessary to develop new physics-based electrical models for submicron MOS transistors to explain the second-order effects. As a first step to develop a new model, the LTEC is proposed as a tool to investigate on the physics and the origin of second order effects and their correlation. This will help to understand what is going on inside the submicron MOS transistor.
Carrier multiplication at the source side and the source series effects are here defined as secondorder effects. The occurrence of carrier multiplication at the source side is denounced by the presence of the second substrate current hump (SSCH) [3,4] (see Fig. 1 ). Strictly speaking one should take the substrate current Isub already as a second-order effect and the SSCH as a third-order effect. As the channel length is scaled down, the substrate current becomes more pronounced. For instance, for a 0.7 pm NMOS LDD transistor operated at Vdrain=5 V,,Isub may be as high as 20 % of the drain current IdialnThe Isub is a parameter that should be included in circuit simulators, particularly for high-frequency applications that require the use of submicron channel lengths, and also for low-temperature circuit simulators (temperatures below 150 K). The parasitic bias-dependent source series resistance R,, and the drain threshold voltage V T~, are parameters of the series resistance effects. The drain threshold voltage V T~ is the minimum Vd, , , voltage required to have a linear Idraln-VdraIn curve with the MOS transistor operating in the linear mode 151 (see Fig. 2 ). The drain threshold voltage effect, which may occur even at room temperature, is gate length 
. EXPERIMENTAL RESULTS
Submicron MOS transistors fabricated in the 0.7 p m (SC) and 0.5 p m (AC) IMEC CMOS technologies are characterised from 300 K down to 4.2 K. Both are NMOS LDD transistors. The LDD concentration of the SC devices is 2x1018 cm-3 and for the AC devices 4x1018 cm-3. The gate oxide thickness T, is 15 nm for the SC devices and 10 nm for the AC devices, the junction depth of the ~D D is about 0.1 pm. A CoSi silicide layer is self-aligned through a 0.2 p m width spacer oxide. The bulk doping concentration is lX1017 ~m -~ in both cases. The temperature was changed by immersing, the chip into a liquid-helium vessel, at different distances from the liquid-helium surface.
DISCUSSION
For the AC transistors, the ones with the higher LDD concentration, the extracted value of the parasitic series resistance Rs is 25 51, and 72 P for the SC transistors.
The resistance Rs is extracted from the output resistance (AVka,n/AIdm,n) as a function of Vgate and the gate length Lgat,[61. The normalised to its room temperature value Rs* as a function of the ambient temperature TA is shown in Fig. 3 . The devices with a highet LDD dose show a normal decrease of Rs as the temperature is lowered from 300 K down to 150 K. This means that the rate of increase in the camer mobility p is larger that the rate of decrease in the free camer concentration n. A further increase of Rs, from 150 K (beginning of freeze-out) down to 4.2 K, is observed. However, from 300 K down to 150 K, the SC devices show practically a constant value for R, and a further increase of more than 7 times its room temperature value for temperatures below 150 K down to 4.2 K. This may be explained based on the fact that the SC devices have a lower LDD doping concentration, which means that the free carriers will freeze-out at higher temperatures. Therefore, giving a larger rate of decrease of n than the rate of increase of p.
The larger increase of Rs, in the case of the SC devices, correlates well with the measured V T~ voltage as a function of TA (see Fig. 4 ). The larger the parasitic resistance the larger is the absolute value of V T~. The drain threshold voltage, which is also gate-length dependent [I] , is a result of the partial freeze-out of the overlapping gate-source LDD region, and may be observed, even at room temperature, when there is not enough gate-source everlapping. The occurrence of the drain threshold voltage also correlates with the temperature dependence of the camer multiplication factor M (IsudId,,,) (see Fig. 5 ). Normally one should expect an approximately linear increase of M versus TA in the temperature range of 300 K-125 K, and then a plateau region from temperatures below 125 K down to 4.2 K as shown by the thick line (theory prediction) [7] . However, experimental data show that M does not saturate. Moreover, as Vgate increases M increases with a larger rate. The unexpected increase of M for high V at, voltages is due to the presence of the SSCH, which becotqes more pronounced at low temperatures tsee Fig. 6 ). For TA<50 K, the magnitude of the SSCH is even larger than that of the first peak. The SSCH is a mechanism controlled by the electric field at the source side E, [4] , and linked to the bias-dependent series resistance at the source side [8] . Even when the SSCH, in the case of the AC devices, is not visible at room temperature, the deviation of the M-TA curve from the plateau region indicates that the electric field &, or a small fraction of camer multiplication at the source side, is present in the tail of the Isub-Vgate curve.
The SSCH can be used as a monitor of the electric field at the source side &, and is a powerful tool to investigate hot-carrier degradation in submicron MOS LDD transistors [9] . The hot-carrier generation, or carrier multiplication, due to the electric field at the source side E, might be of serious consequences for the long-term reliability of submicron NMOS LDD transistors. The hot-carriers at the source side are generated very close to the surface, which increases the probability of charge injection into the gate oxide. This may result in leakage current, increase of the gate threshdd voltage VT, reduction of the current drive capability, and, en general, in a degradation of the electrical performance of the submicron MOS transistor.
The bias-dependent series resistance is another effect which becomes dominant as the physical dimensions are scaled down. This is, partially, due to the incorporation of the LDD structure, which makes the device more sensible to series effects. If we take a MOS transistor with Lgate=0.5 p m and AL=0.1 pm, the effective channel length Letf (0.3 pm) will be equivalent, in dimensions, to the overlapping regions (0.2 pm). Then the physics of what is going on in the AL region, and their influence on the electrical behavior of the MOS transistor, cannot be neglected anymore. Moreover, the biasdependent series resistance is coupled to the overlapping source-gate length AL. This makes the extraction of AL and R, very difficult.
CONCLUSION
In conclusion, the devices which show the larger series resistance effects (R, and VTd) are those which show a more pronounced SSCH. Then, by using LTEC one is able to find that the SSCH, the V T~, and the R, effects are coupled to each other. Because the low temperature operation exacerbates these second-order effects, the LTEC has been served as a tool to investigate them and to unveil their correlation, which is not distinguishable at room temperature.
The SSCH can be used as a monitor to study the long-term reliability of submicron NMOS LDD transistors.
The experimental results shown in this paper reveal the need for new physics-based electrical models for submicron MOS transistors. The physics-based model should include second-order effects, such as the series resistance effects discussed here. This would be of much help when characterizing and modeling submicron CMOS technologies, particularly in the extraction of the parasitic series resistance Rs and the effective gate length +, which a n crucial for the IC designers. Moreover, a physics-based model should help to understan the physics of the series resistance effects, how they degrade the electrical performance of the MOS transistor, and how the device can be designed to be less immune to these effects. This would help also to improve the design of IC for high frequency, low noise, and analog applications. 
